

The C702 is a medium voltage, high current disc pack SCR employing a Bar gate, amplifying gate structure. This amplifying gate design allows the SCR to be reliably operated at high di/dt and high dv/dt conditions in phase control applications.

FEATURES:

- Low On-State Voltage
- High di/dt Capability
- High dv/dt Capability
- Hermetic Ceramic Package
- Excellent Surge and I^2t Ratings

APPLICATIONS:

- DC Power Supplies
- Motor Controls
- AC Soft-Starters

ORDERING INFORMATION

Select the complete Part Number using the table below.
 EXAMPLE: C702CB is a 3200V-1000A SCR with 200ma IGT and 12 inch gate and cathode potential leads.

PART	Voltage Rating	Voltage Code	Current Rating
	$V_{DRM}-V_{RRM}$		I_{tavg}
C702	2400V	LD	1000A
	2600V	LM	
	2800V	LN	
	3000V	CP	
	3200V	CB	

Absolute Maximum Ratings

Characteristic	Symbol	Rating	Units
Repetitive Peak Voltage	$V_{DRM}-V_{RRM}$	3200	Volts
Non-repetitive Transient Peak Reverse Voltage	V_{RSM}	$V_{RRM} + 100$	Volts
Average On-State Current, $T_C=74^\circ C$	$I_{T(Avg.)}$	1000	A
RMS On-State Current, $T_C=74^\circ C$	$I_{T(RMS)}$	1571	A
Average On-State Current, $T_C=55^\circ C$	$I_{T(Avg.)}$	1220	A
RMS On-State Current, $T_C=55^\circ C$	$I_{T(RMS)}$	1916	A
Peak One Cycle Surge Current, 60Hz, $V_R=0V$	I_{TSM}	21,500	A
Peak One Cycle Surge Current, 50Hz, $V_R=0V$	I_{TSM}	20,500	A
Fuse Coordination I^2t , 60Hz	I^2t	1.93E+06	A^2s
Fuse Coordination I^2t , 50Hz	I^2t	2.10E+06	A^2s
Critical Rate-of-Rise of On-State Current	di/dt	100	A/us
Repetitive			
Critical Rate-of-Rise of On-State Current	di/dt	300	A/us
Non-Repetitive			
Peak Gate Power, 100us	P_{GM}	16	Watts
Average Gate Power	$P_{G(avg)}$	5	Watts
Operating Temperature	T_j	-40 to +125	$^\circ C$
Storage Temperature	$T_{Stg.}$	-50 to +150	$^\circ C$
Approximate Weight		1	lb
		0.45	Kg
Mounting Force		5500-6000	lbs
		24.5 - 26.7	Knewtons


Electrical Characteristics, T_j=25°C unless otherwise specified

Characteristic	Symbol	Test Conditions	Rating			Units
			min	typ	max	
Repetitive Peak Forward Leakage Current	I _{DRM}	T _j =125°C, V _{DRM} =Rated			150	ma
Repetitive Peak Reverse Leakage Current	I _{RRM}	T _j =125°C, V _{RRM} =Rated			150	ma
Peak On-State Voltage	V _{TM}	T _j =125°C, I _{TM} =2000A			1.85	V
V _{TM} Model, Low Level V _{TM} = V _O + r•I _{TM}	V _O r	T _j =125°C 15% I _{TM} - π•I _{TM}			0.944 4.25E-04	V Ω
V _{TM} Model, High Level V _{TM} = V _O + r•I _{TM}	V _O r	T _j =125°C π•I _{TM} - I _{TSM}			1.18 3.49E-04	V Ω
V _{TM} Model, 4-Term V _{TM} = A + B•Ln(I _{TM}) + C•(I _{TM}) + D•(I _{TM}) ^½	A B C D	T _j =125°C 15% I _{TM} - I _{TSM}			0.363 0.108 3.42E-04 -8.33E-04	
Turn-On Delay Time	t _d	V _D = 0.5•V _{DRM} Gate Drive: 40V - 20Ω		2.5		us
Turn-Off Time	t _q	T _j =125°C dv/dt = 20V/us to 80% V _{DRM}		400		us
dv/dt _(Crit)	dv/dt	T _j =125°C Exp. Waveform V _D = 80% Rated	400			V/us
Gate Trigger Current	I _{GT}	T _j =25°C V _D = 12V	30	100	200	ma
Gate Trigger Voltage	V _{GT}		0.8	2.0	4.5	V
Peak Reverse Gate Voltage	V _{GRM}			5		V


Thermal Characteristics

Characteristic	Symbol	Test Conditions	Rating			Units	
			min	typ	max		
Thermal Resistance Junction to Case	Rθ _{jc}	Double side cooled		0.021	0.023	°C/Watt	
Case to Sink	Rθ _{cs}	Double side cooled		0.004	0.006	°C/Watt	
Thermal Impedance Model Zθ _{jc} (t) = Σ(A(N)•(1-exp(-t/Tau(N))))	Zθ _{jc}	Double side cooled					
		where:	N =	1	2	3	4
			A(N) =	7.26E-04	1.58E-03	4.55E-03	1.62E-02
			Tau(N) =	4.49E-05	8.21E-03	8.84E-02	1.31E+00


Maximum On-State Voltage Drop




MAXIMUM TRANSIENT THERMAL IMPEDANCE




Maximum On-State Power Dissipation



Maximum Allowable Case Temperature



Maximum On-State Power Dissipation



Maximum Allowable Case Temperature

