


# MODEL PAXCDC - PROFIBUS-DP COMMUNICATIONS OPTION CARD



- CONNECTS PAX UNIT TO PROFIBUS-DP NETWORK
- STANDARD 9-PIN D-SUB CONNECTOR INTERFACE
- CYCLIC I/O DATA TRANSMISSION, UP TO 84 BYTES IN/OUT
- OPERATING RANGE FROM 9.6 KBAUD TO 12 MBAUD WITH AUTOMATIC BAUD RATE DETECTION
- STATION ADDRESS SET THROUGH ROTARY SWITCHES
- CONFIGURATION VIA SELECTION OF PRE-CONFIGURED MODULES FOR THE SPECIFIC PAX METER TYPE
- FREEZE MODE AND SYNC MODE SUPPORTED
- DIAGNOSTIC LEDS INDICATE CARD STATUS
- PNO CERTIFIED, CONFORMANCE TESTED SLAVE DEVICE

#### DESCRIPTION

The PAX PROFIBUS-DP Communications Option Card provides a direct connection for a PAX unit to a PROFIBUS-DP Network. This allows a PROFIBUS Master device, such as a PLC, to control and monitor the operation of the PAX. The unit functions as an intelligent PROFIBUS-DP Slave device on the Network.


The PROFIBUS-DP Network connects through a 9-pin D-subminiature female connector on the rear of the card. The card is installed in the PAX using a slotted rear cover, allowing the PROFIBUS-DP Connector to extend beyond the rear of the PAX case. Power for the card is provided internally from the power supply of the PAX. The PROFIBUS-DP Network is isolated from the control electronics on the card using high-speed optocouplers.


This fully featured communications card supports Automatic Baud Rate Detection, with an operating range of 9.6 Kbaud up to 12 Mbaud. The Station Address is set via rotary switches. The card's address is read at power up.

Data Exchange with the Master device occurs through cyclic I/O data transmission. The size of the I/O data block is determined by the selection of pre-configured Modules for the specific PAX unit type. All data values are in 32-bit integer format, Motorola byte ordering. The PROFIBUS-DP protocol per EN 50170 is implemented using the Siemens SPC3 ASIC. Three on-board Diagnostic LEDs indicate the status of Data Exchange (DATA), the SPC3 Watchdog (WD) and DP State Machine (DP).

#### **PNO Conformance and GSD File**

The PAX PROFIBUS-DP Card is PNO certified, having passed the conformance test for PROFIBUS-DP Slave devices, Certificate No. Z01170. The PNO Identifier for this PROFIBUS device is 0x09D0. The functional characteristics are described in GSD file REDL09D0.GSD. The GSD file and PAX bitmap can be downloaded from the Red Lion Controls website.





## **SPECIFICATIONS**

- FIELDBUS TYPE: PROFIBUS-DP per standard EN 50170, implemented with Siemens SPC3 ASIC
- 2. BUS INTERFACE: Isolated RS485 through 9-Pin D-Sub connector
- NETWORK ISOLATION: 500 Vrms for 1 minute between PROFIBUS-DP network and PAX Sensor & User Input commons. Not isolated from other PAX option card commons.
- 4. **POWER**: Card powered internally by the PAX
- 5. OUTPUT POWER: +5 VDC @ 90 mA max. available on the D-Sub connector pins 5 (GND) and 6 (+5 V)
- 6. BAUD RATES: 9.6 Kbaud to 12 Mbaud, Auto Baud Rate Detection
- 7. **STATION ADDRESS**: 0 to 125, set by rotary switches
- 8. SUPPORTED FUNCTIONS:

FREEZE Mode: Supported

SYNC Mode: Supported

FAIL SAFE Mode: Not Supported

EXTERNAL DIAGNOSTIC DATA: Not Supported

9. INSTALLATION REQUIREMENTS:

Installed Depth: 4.88" (124 mm) from the rear of the PAX bezel Additional Height: 0.35" (9 mm) above the PAX case surface

#### ORDERING INFORMATION

| MODEL NO. | DESCRIPTION                         | PART NUMBER |  |
|-----------|-------------------------------------|-------------|--|
| PAXCDC    | PAX PROFIBUS-DP Communications Card | PAXCDC50    |  |

## INSTALLING AN OPTION CARD




Caution: The option and main circuit cards contain static sensitive components. Before handling the cards, discharge static charges from your body by touching a grounded bare metal object. Ideally, handle the cards at a static controlled clean workstation. Also, only handle the cards by the edges. Dirt, oil or other contaminants that may contact the cards can adversely affect circuit operation.




Warning: Exposed line voltage will be present on the circuit boards when power is applied. Remove all power to the unit AND load circuits before accessing the unit.

- 1. When handling the main circuit board, hold it by the rear cover. When handling the option card, hold it by the terminal block.
- 2. Remove the main assembly from the rear of the case by squeezing both finger holds on the rear cover and pulling the assembly out of the case. Or use a small screwdriver to depress the side latches and pull the main assembly out of the case. Do not remove the rear cover from the main circuit board.
- 3. Install the option card by locating PAXCDC card slot location on the main circuit board. Align the option card terminal block with the PAXCDC terminal block position on the rear cover. Align the PAXCDC connector with the main circuit board option card connector and then press to fully engage the connectors. Verify that the tab on the option card rests in the alignment slot on the display board.
- Slide the assembly back into the case. Be sure the rear cover latches fully engage in the case.
- 5. Apply the option card label to the bottom side of the PAX. Do not cover the vents on the top surface of the unit. The surface of the case must be clean for the label to adhere properly. Apply the label to the area designated by the large case label.




## **NSTALLATION AND CONNECTION**

Installation Clearance Required - In Inches (mm)



## **PROFIBUS-DP Network Connection**

PROFIBUS plug connectors such as Siemens 6ES7 972-0BA10-0XA0 are recommended. When wiring the connector, be sure to observe the proper direction for data flows, indicated by the arrows on the connector. When the PAX is the last device on the network, set the terminating resistor switch on the connector to the "ON" position.



## PRINCIPLE OF OPERATION

The PAX PROFIBUS-DP Card provides the PROFIBUS Network with access to an Input Data Block (data written to the PROFIBUS Network from the PAX) and an Output Data Block (data read from the PROFIBUS Network by the PAX). Using an internal high speed protocol, the card scans each PAX register, continuously reading Input Data and only writing Output Data on demand. The PAX registers are mapped into each Input and Output Data Block, allowing the PROFIBUS Network read/write access to all the registers in the PAX. The structure of these Data Blocks is described in more detail in section **Data Block Structure**.

The Input Data and Output Data Blocks are updated at the end of each scan of the host PAX. In order to increase the rate that new data is made available to the PROFIBUS Network, a scheme is employed that reduces the number of registers polled by the card in each scan to only those that are required in the application. This Polled Read Mask maps each bit to a PAX register index which, when set, will force that register to be read from the PAX. This Polled Read Mask is defined as User Parameter Data and is described in more detail in section **Parameterization**.

Due to the cyclic nature of data exchange in the PROFIBUS network changing Output Data in a slave device, a scheme is employed that indicates which registers need to be written to the PAX. This Demand Write Mask maps each bit to a register index which when set, will perform a "once only" write from the Output Data Block to the PAX. Clearing and re-setting the bit in the Demand Write Mask will cause the value to be written again. The Demand Write Mask is part of the Data Block structure and is described in detail in section **Demand Write and Store Request Masks**.

#### STATION ADDRESS

The station address is set using three rotary switches allowing the ID to be set in standard decimal notation (e.g. address = 123 - SWC = 1, SWB = 2, SWA = 3). Valid addresses range from 0 to 125. If an address greater than 125 is set, the card will default to a station address of 125.

Note: The card will not default to 125 if set for 999, this number is a special test mode.

## **DIAGNOSTIC LEDS**

Three LEDs indicate the status of the SPC3 DP Control State Machine (DP), the Watchdog State Machine (WD) and the PROFIBUS-DP Data Exchange State (DATA) as shown in Table 1. The LEDs are viewable through the vents on the top of the PAX case.

Table 1 - LED Indication of PROFIBUS-DP Card Status

| LED STATE |            |            | CARD STATUS                  |  |  |
|-----------|------------|------------|------------------------------|--|--|
| DP (Red)  | WD (Green) | DATA (Red) | CARD STATUS                  |  |  |
| FLASHING  | FLASHING   | OFF        | Bus Not Connected            |  |  |
| OFF       | FLASHING   | OFF        | Baud Rate Search             |  |  |
| OFF       | ON         | OFF        | Baud Control                 |  |  |
| FLASHING  | ON         | OFF        | Waiting for Parameterization |  |  |
| ON        | ON         | OFF        | Waiting for Configuration    |  |  |
| OFF       | OFF        | ON         | Data Exchange                |  |  |

#### **PARAMETERIZATION**

The Polled Read Mask defines which PAX registers will be polled by the card and therefore updated in the Input Data Block. The Polled Read Mask is a 32-bit integer with each bit mapped to a PAX register index. The Polled Read Mask is configured in the card by the Master sending a Parameterization telegram with 4 bytes of User Parameter Data representing the Polled Read Mask, in Motorola byte ordering.

Table 2 shows the User Parameter bytes representing the Polled Read Mask and gives the default value and a typical example. The default Polled Read Mask indicates PAX register index 0 will be updated in the Input Block. The example Polled Read Mask indicates that PAX registers 0 and 8 will be updated in the Input Block.

Table 2 - User Parameter Data

| BYTE        | 0    | 1                   | 2    | 3    | 4    |  |
|-------------|------|---------------------|------|------|------|--|
| DESCRIPTION | -    | Polled Read Mask    |      |      |      |  |
| DEFAULT     | 0x00 | 0x00 0x00 0x00 0x01 |      |      |      |  |
| EXAMPLE     | 0x00 | 0x00                | 0x00 | 0x01 | 0x01 |  |

#### CONFIGURATION

Configuration of the Data Block is by the selection of pre-configured modules, identified in the GSD file as "PAX Digital (6-digit)" and "PAX Analog (5-digit)". They differ in the number of registers available and therefore the size of the Data Block required to map all the registers completely. Each PAX register is represented as a 32-bit Integer requiring 2, 16-bit words or 4 bytes.

#### DATA EXCHANGE

### **Demand Write and Store Request Masks**

The Demand Write Mask defines how data is written to the PAX. The Demand Write Mask is a 32-bit integer with each bit mapped to a PAX register index. Setting a bit in the Demand Write Mask of the Output Data Block will force the corresponding register to be written "once only" to the PAX. Clearing and re-setting the bit will cause the value to be written again. The Demand Write Mask is part of the Data Block structure.

The Write Service Status register in the Input Data Block reports when the register has been written to the PAX by setting the corresponding bit. By monitoring this register a PLC program can detect when the Output Data has been serviced. The bit will be cleared in the Service Status register when the corresponding bit is cleared in the Demand Write Mask.

The Store Mask defines how the written value is to be stored in the PAX. The PAX units have some values stored in EEPROM so they may power up in the last saved state. For values that change often it is possible to exceed the life of an EEPROM with repeated writes to the same address location - this method inhibits writes to EEPROM. The Store Mask is a 32-bit integer with each bit mapped to a PAX register index. Setting a bit will inhibit the corresponding register from being saved to EEPROM.

#### **Data Block Structure**

Tables 3 and 4 show the Data Block Structure, consisting of the Write and Store Masks and the individual PAX Data Registers. Each Data Register value is a 32-bit Integer, with Motorola byte ordering. For the Analog PAX, the Data Block size is 48 bytes Input, 48 bytes Output. For the Digital PAX, the PAXDP and PAX2 series, the Data Block size is 84 bytes Input, 84 bytes Output.

Table 3 - Data Block Structure - PAX, PAXDP, PAXI, PAXDR, and PAXCK

| REGISTER INDEX<br>(Mask Bit) | DATA BLOCK<br>BYTES | ID | PAX ANALOG<br>INPUT METER<br>(5-Digit) | PAXDP ANALOG<br>INPUT METER<br>(5-Digit) ****       | PAXI DIGITAL<br>COUNT / RATE<br>(6-Digit) | PAXDR DIGITAL<br>DUAL RATE<br>(6-Digit) | PAXCK DIGITAL<br>CLOCK / TIMER<br>(6-Digit) |  |
|------------------------------|---------------------|----|--|---|---|---|---|--|
| -                            | 1 - 4               |    |  | Demand Write Mask (Output) / Service Status (Input) |   |   |   |  |
| -                            | 5 - 8               |    |  | Store M   | ask (Output) / Unuse                      | d (Input)                               |   |  |
| 0                            | 9 - 12              | Α  | Input *                                | Input A (relative) *                                | Count A                                   | Rate A *                                | Timer                                       |  |
| 1                            | 13 - 16             | В  | Total *                                | Input B (relative) *                                | Count B                                   | Rate B *                                | Counter                                     |  |
| 2                            | 17 - 20             | С  | Max. Input *                           | Calculation *                                       | Count C                                   | Rate C *                                | RTC Time                                    |  |
| 3                            | 21 - 24             | D  | Min. Input *                           | Total *   | Rate                                      | Total A                                 | RTC Date                                    |  |
| 4                            | 25 - 28             | Е  | Setpoint 1                             | Min Input *   | Min. Rate                                 | Total B                                 | Setpoint 1                                  |  |
| 5                            | 29 - 32             | F  | Setpoint 2                             | Max Input *   | Max. Rate                                 | Total C *                               | Setpoint 2                                  |  |
| 6                            | 33 - 36             | G  | Setpoint 3                             | Input A (absolute) *                                | Scale Factor A                            | Scale Factor A                          | Setpoint 3                                  |  |
| 7                            | 37 - 40             | Н  | Setpoint 4                             | Input B (absolute) *                                | Scale Factor B                            | Scale Factor B                          | Setpoint 4                                  |  |
| 8                            | 41 - 44             | I  | AOR **                                 | Input A (offset)                                    | Scale Factor C                            | Scale Factor C                          | Setpoint Off 1                              |  |
| 9                            | 45 - 48             | J  | CSR **                                 | Input B (offset)                                    | Count Load A                              | Count Load A                            | Setpoint Off 2                              |  |
| 10                           | 49 - 52             | K  |  | ***   | Count Load B                              | Count Load B                            | Setpoint Off 3                              |  |
| 11                           | 53 - 56             | L  |  | ***   | Count Load C                              | ***                                     | Setpoint Off 4                              |  |
| 12                           | 57 - 60             | M  |  | Setpoint 1  | Setpoint 1                                | Setpoint 1                              | Timer Start                                 |  |
| 13                           | 61 - 64             | 0  |  | Setpoint 2  | Setpoint 2                                | Setpoint 2                              | Counter Start                               |  |
| 14                           | 65 - 68             | Q  |  | Setpoint 3  | Setpoint 3                                | Setpoint 3                              | Timer Stop                                  |  |
| 15                           | 69 - 72             | S  |  | Setpoint 4  | Setpoint 4                                | Setpoint 4                              | Counter Stop                                |  |
| 16                           | 73 - 76             | U  |  | MMR **  | MMR **                                    | MMR **                                  | MMR **                                      |  |
| 17                           | 77 - 80             | W  |  | AOR **  | AOR **                                    | AOR **                                  | RTC Day                                     |  |
| 18                           | 81 - 84             | Х  |  | SOR **  | SOR **                                    | SOR **                                  | SOR **                                      |  |

<sup>\*</sup> Indicates Read-Only parameters. All other parameters are Read/Write.

<sup>\*\*</sup> Indicates PAX Manual Mode Registers. See next section for description.

<sup>\*\*\*</sup> Indicates bit value <u>must not be set</u> in the Parameterization polled read mask.

<sup>\*\*\*\*</sup> Select "PAX Digital (6-digit)" module for full mapping of the available registers.

Table 4 - Data Block Structure - PAX2A, PAX2C, PAX2D and PAX2S

| REGISTER INDEX | DATA BLOCK | ID | PAX2A ANALOG                  | PAX2C PROCESS                                       | PAX2D DIGITAL       | PAX2S STRAIN        |  |  |
|----------------|------------|----|-------------------------------|---|---------------------|---------------------|--|--|
| (Mask Bit)     | BYTES      |    | INPUT METER<br>(6-Digit) **** | CONTROLLER ****                                     | COUNT/RATE  ****    | GAGE METER  ****    |  |  |
| -              | 1 - 4      |    | Den                           | Demand Write Mask (Output) / Service Status (Input) |                     |                     |  |  |
| -              | 5 - 8      |    |                               | Store Mask (Output                                  | i) / Unused (Input) |                     |  |  |
| 0              | 9 - 12     | Α  | Input (relative) *            | Signal Input (PV)*                                  | Count A             | Input (relative) *  |  |  |
| 1              | 13 - 16    | В  | Total *                       | Active Setpoint                                     | Count B             | Total *             |  |  |
| 2              | 17 - 20    | С  | Max. Input *                  | Setpoint Ramp Rate                                  | Count C             | Max. Input *        |  |  |
| 3              | 21 - 24    | D  | Min. Input *                  | Output Power  | Rate A *            | Min. Input *        |  |  |
| 4              | 25 - 28    | E  | Setpoint 1                    | Proportional Band                                   | Rate B *            | Setpoint 1          |  |  |
| 5              | 29 - 32    | F  | Setpoint 2                    | Integral Time                                       | Rate C *            | Setpoint 2          |  |  |
| 6              | 33 - 36    | G  | Setpoint 3                    | Derivative Time                                     | Max (Hi) Value      | Setpoint 3          |  |  |
| 7              | 37 - 40    | Н  | Setpoint 4                    | Alarm Status (1-4) *                                | Min (Lo) Value      | Setpoint 4          |  |  |
| 8              | 41 - 44    | I  | Band/Deviation 1              | Alarm Value 1                                       | Scale Factor A      | Band/Deviation 1    |  |  |
| 9              | 45 - 48    | J  | Band/Deviation 2              | Alarm Value 2                                       | Scale Factor B      | Band/Deviation 2    |  |  |
| 10             | 49 - 52    | K  | Band/Deviation 3              | Alarm Value 3                                       | Counter Load A      | Band/Deviation 3    |  |  |
| 11             | 53 - 56    | L  | Band/Deviation 4              | Alarm Value 4                                       | Counter Load B      | Band/Deviation 4    |  |  |
| 12             | 57 - 60    | М  | Input (absolute) *            | Control Parameters                                  | Setpoint 1          | Gross (Absolute)    |  |  |
| 13             | 61 - 64    | 0  | Input Offset                  | ***   | Setpoint 2          | Tare (Offset) Value |  |  |
| 14             | 65 - 68    | Q  | ***                           | ***   | Setpoint 3          | ***                 |  |  |
| 15             | 69 - 72    | S  | ***                           | ***   | Setpoint 4          | ***                 |  |  |
| 16             | 73 - 76    | U  | MMR **                        | ***   | MMR **              | MMR **              |  |  |
| 17             | 77 - 80    | W  | AOR **                        | ***   | AOR **              | AOR **              |  |  |
| 18             | 81 - 84    | Х  | SOR **                        | ***   | SOR **              | SOR **              |  |  |

<sup>\*</sup> Indicates Read-Only parameters. All other parameters are Read/Write.

## PAX MANUAL MODE REGISTERS

1 = manual mode

#### CSR - Control Status Register (PAX Analog Only)

The Control Status Register is used to directly control the unit's outputs (setpoints and analog output), or view the state of the setpoint outputs and the status of the temperature sensor (PAXT only). The CSR register is bit mapped, with the bit positions of the least-significant byte assigned to specific control functions. The control functions are invoked by writing to the appropriate bit position. The bit position definitions are:

```
bit 0: Setpoint 1 Output
bit 1: Setpoint 2 Output
bit 2: Setpoint 3 Output
bit 3: Setpoint 4 Output
bit 4: Auto/Manual Mode
0 = automatic mode

bit 5: Unused (always stays 0)
bit 6: Sensor Status (PAXT only)
0 = sensor normal
1 = sensor fail
bit 7: Unused (always stays 0)
```

Setting bit 4 of the CSR selects Manual Mode. In this mode, the setpoint outputs are defined by the values written to bits b0, b1, b2, b3; and the analog output is defined by the value written to the Analog Output Register (AOR). Internal control of these outputs is then overridden.

In Automatic Mode, the setpoint outputs can only be Reset off. The contents of the CSR may be read to interrogate the state of the setpoint outputs and to check the status of the temperature sensor (PAXT only).

# MMR - Auto/Manual Mode Register (PAXI/PAXCK/PAXDP/PAX2/PAXDR – Not PAX2C)

This register sets the controlling mode for each output in the PAX. Each output may be independently changed to Auto or Manual mode. The MMR register is bit mapped, with the bit positions of the least-significant byte assigned to specific outputs. Auto or Manual mode is selected by writing to the appropriate bit position. The bit position definitions are:

| <b>C</b> .   |
|--------------|
|              |
| int 4 Output |
| int 3 Output |
| int 2 Output |
| int 1 Output |
| •            |
| ode          |
|              |

In Auto Mode (0) the PAX controls the setpoint output state and the Analog Output (PAXDP/PAX2/PAXI/PAXDR only). In Manual Mode (1) the setpoint

outputs are defined by the value in the Setpoint Output Register (SOR); and the Analog Output is defined by the value written to the Analog Output Register (AOR). When transferring from Auto Mode to Manual Mode, the PAX holds the last output value (until the register is changed by a write).

# SOR - Setpoint Output Register (PAXI/PAXCK/PAXDP/PAX2/PAXDR - Not PAX2C)

The Setpoint Output Register is used to view or change the states of the setpoint outputs in the PAX meters. Reading this register will show the present state of all the setpoint outputs. A "0" means the output is inactive and a "1" means the output is active.

In Auto Mode (see MMR description), the PAX unit determines the setpoint output state. In Manual Mode, the four least-significant bits of the SOR are assigned to specific outputs. Writing to the appropriate bit position defines the state of the setpoint output. The bit position definitions are:

```
bit 0: Setpoint 4 Output Status
bit 1: Setpoint 3 Output Status
bit 2: Setpoint 2 Output Status
bit 3: Setpoint 1 Output Status
```

## (AOR) Analog Output Register (Not PAXCK/PAX2C)

The Analog Output Register value defines the signal level of the meter's analog output. The range of values for this register is 0 to 4095 (0FFFh), which corresponds to the analog output signal ranges shown in Table 5.

Table 5 - Analog Output Signal Ranges

| Register | Output Signal* |         |        |  |  |
|----------|----------------|---------|--------|--|--|
| Value    | 0-20 mA        | 4-20 mA | 0-10 V |  |  |
| 0        | 0.000          | 4.000   | 0.000  |  |  |
| 1        | 0.005          | 4.004   | 0.0025 |  |  |
| 2047     | 10.000         | 12.000  | 5.000  |  |  |
| 4094     | 19.995         | 19.996  | 9.9975 |  |  |
| 4095     | 20.000         | 20.000  | 10.000 |  |  |

\*Due to the absolute accuracy rating and resolution of the output card, the actual output signal may differ 0.15% FS from the table values. The output signal corresponds to the range selected (0-20 mA or 0-10 V).

In Automatic mode, the meter controls the analog output signal level. Reading the AOR will show the present value of the analog output signal. While in Automatic mode, this register may be written to, but it has no effect until the analog output is placed in the Manual mode.

In Manual mode, writing to the AOR causes the analog output signal level to update per the value written. Manual mode is engaged by setting bit 4 of the CSR (PAX Analog meter) or bit 0 of the MMR (PAXDP/PAX2/PAXI/PAXDR). If a value larger than 4095 is written to the AOR, 4095 will be loaded.

<sup>\*\*</sup> Indicates PAX2 Manual Mode Registers. See next section for description.

<sup>\*\*\*</sup> Indicates unused register. Bit value must NOT be set in the Parameterization polled read mask.

<sup>\*\*\*\*</sup> Select "PAX Digital (6-digit)" module for full mapping of the available registers.